基于可控功耗的扫描分段测试结构

删除或更新信息，请邮件至freekaoyan#163.com(#换成@)

清华大学辅仁网/2017-07-07

基于可控功耗的扫描分段测试结构

江舟¹, 向东¹, 神克乐²

1. 清华大学软件学院, 北京 100084;
2. 清华大学计算机科学与技术系, 北京 100084

Scan segmentation test architecture for power controllability

JIANG Zhou¹, XIANG Dong¹, SHEN Kele²

1. School of Software, Tsinghua University, Beijing 100084, China;
2. Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China

摘要:

输出: BibTeX | EndNote (RIS)

摘要随着芯片尺寸进入微纳米级时代, 集成电路测试过程中产生的功耗也越来越大, 已经成为了芯片生产和测试的瓶颈。已有的研究主要是降低移位功耗或者捕获功耗, 但是很少有方法能够同时降低这2个阶段的功耗, 而且目前还没有针对捕获功耗可控性的研究。该文提出了一种基于可控功耗的扫描分段结构, 该结构能够控制移位阶段和捕获阶段的功耗, 并且只需增加很小的面积开销。同时还设计了一种高效的电路结构分析算法来检测触发器之间的依赖关系, 以及一种能够直接降低同一时刻触发器跳变的扫描分段策略, 这种策略通过不断的迭代分段组合来完成最优分组。该分段方法是第一个基于电路结构依赖和时钟树影响的功耗可控方法。实验表明, 该结构在ISCAS89和IWLS2005基准电路测试中都有明显的效果。

关键词 ：扫描测试,扫描分段,低功耗,可控捕获功耗,测试设计

Abstract：As chip sizes reach micro-nano levels, the increasing power consumption during chip testing is becoming a bottleneck for chip production and testing. Prior work has mainly focused on reducing the power dissipation in either the shift cycle or the capture cycle with little work on reducing the peak power for both the shift and capture cycles at the same time. Moreover, there has been no work on the capture power controllability. This paper presents a power-aware scan segment architecture which controls the power during the shift and capture cycles at the same time with small area overhead. Meanwhile, the dependency checking and scan segment partitioning algorithms directly reduce the switching activity of flip-flops by iteratively optimizing the scan segment grouping. This method analyzes the power controllability in terms of both the structure dependency and the clock tree impact. Tests on reference circuits ISCAS89 and IWLS2005 verify the effectiveness of this architecture.

Key words：scan testing scan segmentation power-aware testing controllable capture cycle design for testability

收稿日期: 2015-05-26 出版日期: 2015-09-30

ZTFLH:

TP331.2

通讯作者:向东,研究员,E-mail:dxiang@tsinghua.edu.cnE-mail: dxiang@tsinghua.edu.cn

引用本文:

江舟, 向东, 神克乐. 基于可控功耗的扫描分段测试结构[J]. 清华大学学报（自然科学版）, 2015, 55(8): 889-894.
JIANG Zhou, XIANG Dong, SHEN Kele. Scan segmentation test architecture for power controllability. Journal of Tsinghua University(Science and Technology), 2015, 55(8): 889-894.

链接本文:

http://jst.tsinghuajournals.com/CN/或 http://jst.tsinghuajournals.com/CN/Y2015/V55/I8/889

图表:

图1　扫描分段结构

图2　功耗控制单元

图3　移位周期时序图

图4　捕获周期时序图

图5　触发器依赖关系图

图6　改进后触发器依赖关系图

图7　扫描分段算法

图8　基于时钟树的分段组合算法

表1　各个电路的基本参数和故障覆盖率

表2　在不同扫描结构下的功耗降低率

参考文献:

[1] Zorian Y A. Distributed BIST control scheme for complex VLSI design [C]// IEEE VLSI Test Symposium. Atlantic City, NJ, USA: IEEE Press, 1993: 4-9.
[2] Ravi S. Power-aware test: challenges and solutions [C]// International Test Conference. Santa Clara, CA, USA: IEEE Press, 2007: 1-10.
[3] Chandra A, Chakrabarty K. Low-power scan testing and test data compression for systems-on-a-chip [J]. IEEE Trans on Computer-Aided Design, 2002, 21(5): 597-604.
[4] Cho K Y, Mitra S, McCluskey E J. California scan architecture for high quality and low power testing [C]// International Test Conference. Santa Clara, CA, USA: IEEE Press, 2007: 2-8.
[5] Whetsel L. Adapting scan architectures for low power operation [C]// International Test Conference. Atlantic City, NJ, USA: IEEE Press, 2000: 23-33.
[6] Chen Z, Xiang D, Yin B X. Segment based X-Filling for low power and high defect coverage [C]// International Symposium on VLSI Design, Automation and Test. Hsinchu, China: IEEE Press, 2009: 319-322.
[7] 向东, 李开伟. 低成本的两级扫描测试结构 [J]. 计算机学报, 2006, 29(5): 786-791.XIANG Dong, LI Kaiwei. A Two-Stage Scan Architecture for Cost-Effective Scan Testing [J]. Chinese Journal of Computers, 2006, 29(5): 786-791. (in Chinese).
[8] 何蓉晖, 李晓维, 宫云战. 一种低功耗BIST测试产生器方案 [J]. 微电子学与计算机, 2003, 03(2): 36-39.HE Ronghui, LI Xiaowei, GONG Yunzhan. A schme for low power BIST test pattern generator [J]. Microelectronics & Computer, 2003, 03(2): 36-39 (in Chinese).
[9] 神克乐, 向东. 基于三维芯片热驱动的扫描测试策略 [J]. 电子学报, 2013, 41(6): 1202-1206.SHEN Kele, XIANG Dong. Three dimensional ICs thermal-driven test application scheme [J]. Chinese Journal of Electronics, 2013, 41(6): 1202-1206 (in Chinese).
[10] Imhof M, Zoellin C G, Wunderlich H, et al. Scan test planning for power reduction [C]// Design Automation Conference. San Diego, CA, USA: IEEE Press, 2007: 521-526.
[11] Saxena J, Butler K M, Whetsel L. An analysis of power reduction techniques in scan testing [C]// International Test Conference. Baltimore, MD, USA: IEEE Press, 2001: 670-677.
[12] Rosinger P M, Al-Hashimi B M, Nicolici N. Scan architecture with mutually exclusive scan segment activation for shift and capture power reduction [J]. IEEE TCAD, 2004, 23(7): 1142-1153.
[13] Yamato Y, Wen X, Kochte M A, et al. A novel scan segmentation design method for avoiding shift timing failure in scan testing [C]// International Test Conference. Anaheim, CA, USA: IEEE Press, 2011: 1-8.

[1]	开毅,卢建元,刘斌. 基于分组处理能力共享的低功耗路由器体系结构[J]. 清华大学学报（自然科学版）, 2014, 54(4): 485-489.