| 基于FPGA的高精度正弦信号发生器设计与实现 |
彭卓1,2,邓焱1( ),马骋1,熊剑平1,尹永利2 |
| 2. 中国航天员科研训练中心, 北京 100094 |
| FPGA based high precision sinusoidal signal generator |
| Zhuo PENG1,2,Yan DENG1(),Cheng MA1,Jianping XIONG1,Yongli Yin2 |
| 1. State Key Laboratory of Precision Measurement Technology and Instruments, Department of Precision Instruments, Tsinghua University, Beijing 100084, China 2. Astronaut Center of China, Beijing 100094, China |
摘要:
| |||
| 文章导读 | |||
| 摘要地震数据采集系统自检时需要总谐波失真小于 -106 dB的高保真正弦信号,一般采用24位ΔΣ数模转换器来产生,关键技术是如何生成驱动ΔΣ数模转换器的位流。该文提出一种由正弦数据存储器、插值滤波器和ΔΣ调制器组成的位流生成器,重点介绍了插值滤波器和ΔΣ调制器的设计思路、仿真方法及其在现场可编程门阵列(FPGA)中借助DSP Builder工具实现的方法。实测结果表明: 该位流生成器可以驱动一块ΔΣ数模转换器产生31.25 Hz、 峰峰值3.96 V的高保真正弦信号,信噪比达到111.4 dB, 总谐波失真达到-121.0 dB, 满足地震数据采集系统自检的要求,并且具有结构简单、可编程和开发周期短的优势。 | |||
| 关键词 ：地震数据采集,正弦信号发生器,ΔΣ调制器,现场可编程门阵列(FPGA) | |||
| Abstract：A 24-bit sigma-delta digital-to-analog converter (DAC) is used to produce high precision sinusoidal signals with low total harmonic distortion (usually less than -106 dB) for seismic data acquisition system self-tests. The key problem is to convert the sinusoid to a sigma-delta bit stream to drive the sigma-delta DAC. This paper presents a field-programmable gate array (FPGA) based bit stream generator which is composed of a sinusoidal data memory, an interpolation filter and a sigma-delta modulator. This paper focuses on the design and simulation methods for the interpolation filter and the sigma-delta modulator and the whole system implementation using the DSP Builder in FPGA. Tests show that the bit stream generator can drive a 24-bit sigma-delta DAC to produce a 31.25 Hz, 3.96 V peak-peak voltage sinusoidal signal with -121.0 dB total harmonic distortion and 111.4 dB signal-to-noise ratio, which meets the needs for seismic use. The design is simple, programmable and easy to implement. | |||
| Key words：seismic data acquisitionsinusoidal signal generatordelta-sigma modulatorfield-programmable gate array (FPGA) | |||
| 收稿日期: 2013-05-23 出版日期: 2015-04-16 | |||
| |||
| 基金资助: | |||
| 引用本文: |
| 彭卓, 邓焱, 马骋, 熊剑平, 尹永利. 基于FPGA的高精度正弦信号发生器设计与实现[J]. 清华大学学报（自然科学版）, 2014, 54(2): 197-201. Zhuo PENG, Yan DENG, Cheng MA, Jianping XIONG, Yongli Yin. FPGA based high precision sinusoidal signal generator. Journal of Tsinghua University(Science and Technology), 2014, 54(2): 197-201. |
| 链接本文: |
| http://jst.tsinghuajournals.com/CN/或 http://jst.tsinghuajournals.com/CN/Y2014/V54/I2/197 |
图表:
 | ||||||||||||||||
| 位流生成器的结构框图 | ||||||||||||||||
 | ||||||||||||||||
| 数字插值滤波器结构 | ||||||||||||||||
 | ||||||||||||||||
| 3阶CIFB型ΔΣ调制器拓扑结构 | ||||||||||||||||
| ||||||||||||||||
| 3阶CIFB型ΔΣ调制器参数计算值 | ||||||||||||||||
 | ||||||||||||||||
| DSP Builder中的位流生成器硬件模型 | ||||||||||||||||
 | ||||||||||||||||
| 位流生成器模型的硬件模型仿真结果 | ||||||||||||||||
 | ||||||||||||||||
| 实测正弦信号发生器输出波形的频谱 |
参考文献:
| [1] | 罗维炳, 刘益成. 信号处理与过抽样转换器 [M]. 北京: 电子工业出版社, 1997. LUO Weibing, LIU Yicheng. Signal Processing and Over-Sampling Converter [M]. Beijing: Publishing House of Electronics Industry, 1997. (in Chinese) |
| [2] | SY/T5391-2007. 石油地震数据采集系统[S]. 北京: 国家发展和改革委员会, 2008. SY/T5391-2007. Petroleum Seismic Data Acquisition System[S]. Beijing: National Development and Reform Commission, 2008. (in Chinese) |
| [3] | 刘益成, 易碧金, 罗福龙. 地震数据采集系统谐波畸变测试方法研究[J]. 石油物探, 2006, 45(4): 431-443. LIU Yicheng, YI Bijin, LUO Fulong. Testing method for harmonious distortion of seismic data acquisition system[J]. Geophysical Prospecting for Petroleum, 2006, 45(4): 431-443. (in Chinese) |
| [4] | YU Zhuan, WU Jie, XIE Mingpu, et al.Implementation of distributed high precision real-time data acquisition system [C]//Proceedings of 2009 16th IEEE-NPSS Real Time Conference. Beijing: IEEE Press, 2009: 446-449. |
| [5] | 韦康, 邓焱, 汪海山. 地震勘探数字滤波芯片CS5376与FPGA的接口设计[J]. 清华大学学报: 自然科学版, 2009, 49(5): 76-79. WEI Kang, DENG Yan, WANG Haishan. Design interface between seismic exploration digital filter chip CS5376 and FPGA[J]. J Tsinghua Univ: Sci and Tech, 2009, 49(5): 76-79. (in Chinese) |
| [6] | 刘益成. 基于带通Σ-Δ调制技术的正弦信号发生器[J]. 长江大学学报: 自然科学版, 2006, 3(1): 43-44. LIU Yicheng. Sine signal generators based on bandpass Σ-Δ modulator[J]. Journal of Yangtze University: Nat Sci Edit, 2006, 3(1): 43-44. (in Chinese) |
| [7] | Cheung R C C, Pun K P, Yuen S C L, et al. An FPGA-based re-configurable 24-bit 96 kHz sigma-delta audio DAC [C]//Proceedings of 2003 IEEE International Conference on Field-Programmable Technology. Tokyo, 2003: 110-117. |
| [8] | SONG Hongzhi, WU Jie, MA Yichao, et al. An FPGA-based 7-order 1-bit sigma-delta modulator for high-precision signal generation [C]//Proceedings of 9th International Conference on Electronic Measurement and Instruments. Beijing, 2009: 4160-4164. |
| [9] | CHEN Run, LIU Liyuan, LI Dongmei. A novel multi-stage interpolation filter design technique for high-resolution Σ-Δ DAC[J]. Chinese Journal of Semiconductors, 2007, 28(11): 1735-1741. |
| [10] | Schreier R. Understanding Delta-Sigma Data Converters[M]. New York: Wiley, 2005. |
| [11] | 谢然, 李玉惠, 沈慧, 等. 基于DSP Builder的双三次插值算法FPGA实现的研究[J]. 云南大学学报: 自然科学版, 2009, 31(S2): 85-89. XIE Ran, LI Yuhui, SHEN Hui, et al.A study on FPGA implementation of bi-cubic interpolation algorithm based on DSP builder[J]. Journal of Yunnan University: Natural Sciences Edition, 2009, 31(S2): 85-89. (in Chinese) |
| [12] | Hogenauer E B. An economical class of digital filters for decimation and interpolation[J]. IEEE Transactions on Acoustics, Speech, and Signal Processing, 1981, 29(2): 155-162. |
相关文章:
|
