删除或更新信息,请邮件至freekaoyan#163.com(#换成@)

Subthreshold analog techniques

本站小编 Free考研考试/2022-01-01

要找考研考博专业课真题、题库、视频?这里资源超全!在线免费阅读!
2万种考研考博电子书(题库、视频、全套资料)及历年真题,涵盖547所院校4万余个考研考博专业科目、考研公共课(政治英语数学)、40种专业硕士(金融硕士、MBA、国际商务硕士、新闻传播硕士、社会工作硕士等)、28类同等学力申硕专业、1130种经典教材。无论您是真题演练、题库刷题,还是复习教材,一个VIP会员均可满足您的需求。




LOW POWER CIRCUIT




Subthreshold analog techniques




IEEE J. Solid-State Circuits, 2019, doi: 10.1109/JSSC.2018.2889847



Low power is a fundamental requirement in state-of-the-art IC designs, where lower and scalable supply voltages are demanded due to the power benefits of digital circuits under near- and sub-threshold supply voltages. The ultra-low voltage design is also driven by technology scaling as well as leakage and reliability considerations. While analog circuits with weak-inversion transistors benefit from high gm/ID due to the exponential characteristics of the VGS versus ID curve in weak inversion, the shrunk voltage headroom and signal swing limit signal-to-noise ratio fundamentally, and the linearity of transconductance becomes worse. In addition, the decreased intrinsic gain of downscaled planar transistors makes it difficult to build high gain analog blocks. It is thus very challenging to design high-linearity and high-precision analog circuits under near- and sub-threshold supply voltages, where operational transconductance amplifiers are fundamental. Though several approaches have been proposed to replace OTAs in particular analog systems by, e.g., time-domain circuits, dynamic amplifiers, ring amplifiers, zero-crossing based circuits, etc., OTAs remain indispensable due to their linear operation in closed-loop systems.



The team of researchers from University of Electronic Science and Technology of China presented an evolution process of implementing conventional structures with inverters, allowing ultra-low voltage operation with increased flexibility in adopting traditional circuit techniques. Based on the proposed inverter-based elementary structure and CMFB, both the Miller-compensated (MC) OTA and the feedforward-compensated (FFC) OTA achieved significantly improved performance as compared to previous works. The proposed amplifier techniques were verified in ΔΣ modulator (DSM) design, with MC-OTA for a DT-DSM and FFC-OTA for a CT-DSM, both fabricated in a 0.13 μm CMOS. The 0.3 V DT-DSM achieved 74.1 dB SNDR, 83.4 dB SFDR and 20 kHz bandwidth with 79.3 μW power, resulting in a Schreier FoM of 158 dB. The 0.3 V CT-DSM achieved 68.5 dB SNDR, 82.6 dB SFDR and 50 kHz bandwidth with 26.3 μW power, leading to a Schreier FoM of 161 dB. Both DSMs exhibit highly competitive performance among sub-0.5 V designs, validating the proposed subthreshold amplifier techniques.



Nanjian Wu (Institute of Semiconductors, CAS, Beijing, China)



doi: 10.1088/1674-4926/40/2/020204



成为课代表,分享课程资料链接就能获取40%提成赚钱!
推广赚钱权益。课代表可通过互联网等途径为本站推广宣传“VIP会员”,用户通过课代表的分享链接或海报购买后,课代表获取40%提成。课代表购买本站任何产品,均享受9折。将分享链接、海报图片等,发到学校论坛、百度贴吧、微博、微信、QQ空间、知乎、豆瓣等各大平台。
相关话题/Subthreshold analog technique