关键词: 金属氧化物半导体场效应晶体管/
60Co γ辐照/
辐射损伤/
数值仿真
English Abstract
Radiation effect and degradation mechanism in 65 nm CMOS transistor
Ma Wu-Ying1,2,Yao Zhi-Bin1,2,
He Bao-Ping1,2,
Wang Zu-Jun1,2,
Liu Min-Bo1,2,
Liu Jing2,
Sheng Jiang-Kun1,2,
Dong Guan-Tao1,2,
Xue Yuan-Yuan1,2
1.State Key Laboratory of Intense Pulsed Radiation Simulation and Effect, Xi'an 710024, China;
2.Northwest Institute of Nuclear Technology, Xi'an 710024, China
Fund Project:Project supported by the Major Program of the National Natural Science Foundation of China (Grant No. 11690043) and the State Key Laboratory of Intense Pulsed Radiation Simulation and Effect, China (Grant No. SKLIPR1505Z).Received Date:28 November 2017
Accepted Date:07 February 2018
Published Online:20 July 2019
Abstract:Radiation effect of deep submicron semiconductor device has been extensively studied in recent years. However, fewer researches laid emphasis on the degradation characterization induced by total ionizing dose (TID) damage in nano-device. The purpose of this paper is to analyze the TID effect on the 65 nm commercial complementary metal oxide semiconductor transistor. The n-type and p-type metal oxide semiconductor field effect transistors (NMOSFET and PMOSFET) with different sizes are irradiated by 60Co γ rays at 50 rad (Si)/s, and TID is about 1 Mrad (Si). Static drain-current ID versus gate-voltage VG electrical characteristics are measured with semiconductor parameter measurement equipment. The irradiation bias of NMOSFET is as follows:the ON state is under gate voltage VG=+1.32 V, drain voltage VD is equal to source voltage VS (VD=VS=0), and the OFF state is under drain voltage VD=+1.32 V, gate voltage VG is equal to source voltage VS (VG=VS=0). The irradiation bias of PMOSFET is follows:the ON state is under gate voltage VG=0 V, drain voltage VD is equal to source voltage VS (VD=VS=1.32 V), and the OFF state is under VD=VG=VS=+1.32 V. The experimental results show that the negative shifts in the threshold voltage are observed in PMOSFET after irradiation. Besides, for PMOSFET the degradation of the ON state during radiation is more severe than that of the OFF state, whereas comparatively small effect are present in NMOSFET. Through experimental data and theoretical analysis, we find that the changes in the characteristics of the irradiated devices are attributed to the building up of positive oxide charges in the light doped drain (LDD) spacer oxide, rather than shallow trench isolation oxide degradation. The positive charges induced by TID in PMOSFET LDD spacer oxide will lead to the change of hole concentration in channel, which causes the threshold voltage to shift. What is more, the difference in electric field in the LDD spacer is the main reason for the difference in the radiation response between the two radiation bias conditions. Radiation-enabled technology computer aided design used to establish two-dimensional mode of the transistor. The simulation results of ID-VG curves are in good agreement with the experimental results. Combining theoretical analysis and numerical simulation, the radiation sensitive regions and the damage physical mechanism and radiation sensitivity regions of PMOSFETs are given. This work provides the helpful theory guidance and technical supports for the radiation hardening of the nano-devices used in the radiation environments.
Keywords: complementary metal oxide semiconductor/
60Co γ irradiation/
ionization damage/
simulation method
