删除或更新信息,请邮件至freekaoyan#163.com(#换成@)

基于CCSDS标准的串行级联卷积码高速并行译码方法

本站小编 Free考研考试/2021-12-21

本文二维码信息
二维码(扫一下试试看!)
基于CCSDS标准的串行级联卷积码高速并行译码方法
High Throughput Parallel Decoding Method for Serial Concatenated Convolutional Codes Based on CCSDS Standard
投稿时间:2016-09-02
DOI:10.15918/j.tbit1001-0645.2018.07.012
中文关键词:串行级联卷积码(SCCC)Log-MAP并行译码
English Keywords:serial concatenated convolutional codes(SCCC)Log-maximum a posterioriparallel decoding
基金项目:国家自然科学基金资助项目(61327806,61501028)
作者单位
李林涛北京邮电大学 电子工程学院, 北京 100876
刘昊北京理工大学 信息与电子学院, 北京 100081
张舒义北京理工大学 信息与电子学院, 北京 100081
刘元安北京邮电大学 电子工程学院, 北京 100876
摘要点击次数:677
全文下载次数:382
中文摘要:
针对CCSDS标准中串行级联卷积码(SCCC)的自适应编码调制方式的定义,分析比较了Log-MAP算法和基于乘性修正的Max-Log-MAP算法的译码性能和实现复杂度;提出了一种可支持多种编码方式的通用、低复杂度、高编码增益的并行译码方法.基于FPGA硬件平台进行原理验证,实现了一个可同时支持8种编码方式的高速并行、高吞吐量、低时延的SCCC译码器,译码器最高吞吐量可达300 Mbit/s.
English Summary:
According to serial concatenated convolutional codes(SCCC) adaptive coded modulation scheme defined in the consultative committee for space data systems (CCSDS) standard, Log-MAP algorithm and Max-Log-MAP algorithm with multiplicative correction were analyzed and compared in the decoding performance and implementation complexity. On the basis of these studies, a parallel decoding method with low complexity and high coding gain was proposed in this paper. Furthermore, a general and parallel decoding structure, supporting a variety of coded modulation schemes, was provided. Finally, based on FPGA hardware platform, a high-speed, parallel and high-throughput SCCC decoder was designed for eight coded modulation schemes. The testing result indicates that the maximum throughput can be up to 300 Mbit/s.
查看全文查看/发表评论下载PDF阅读器
相关话题/北京 信息 电子工程学院 电子 北京邮电大学