删除或更新信息,请邮件至freekaoyan#163.com(#换成@)

Low-cost dual-stage offset-cancelled sense amplifier with hybrid read reference generator for improv

本站小编 Free考研考试/2022-01-01

闂傚倸鍊搁崐鎼佸磹閹间礁纾瑰瀣捣閻棗霉閿濆牊顏犵紒鈧繝鍌楁斀闁绘ɑ褰冮埀顒€顕槐鎾愁潩鏉堛劌鏋戦梺鍝勫暙閻楀嫰鍩€椤戣法绐旂€殿喕绮欓、姗€鎮欓懠鍨涘亾閸喒鏀介柨娑樺娴犙呯磼椤曞懎鐏︾€殿噮鍋婇幃鈺冪磼濡攱瀚奸梻鍌欑贰閸嬪棝宕戝☉銏″殣妞ゆ牗绋掑▍鐘绘煙缂併垹鏋熼柣鎾跺枛閺岀喖宕归鍏兼婵炲瓨绮嶆竟鍡涘焵椤掑喚娼愭繛鍙夌墬閺呰埖鎯旈妸銉ь唹闂佸憡娲﹂崜姘叏濠婂牊鐓涘璺侯儏椤曟粓鏌f惔銏犫枙婵﹤顭峰畷鎺戔枎閹寸姷宕查梻渚€鈧偛鑻晶浼存煕鐎n偆娲撮柟宕囧枛椤㈡稑鈽夊▎鎰娇濠电偛顕崢褔鎮洪妸鈺傚亗闁哄洢鍨洪悡鐔镐繆椤栨繂鍚归柛娆屽亾闂備礁鎲¢悷銉р偓姘煎櫍閸┾偓妞ゆ帒鍠氬ḿ鎰箾閹绘帞绠荤€规洖缍婇幊鐐哄Ψ閵堝洨鐣鹃梻浣稿閸嬪懎煤閺嶎厽鍊峰┑鐘叉处閻撳繐鈹戦悙鑼虎闁告梹娼欓湁闁稿繐鍚嬬粈瀣叏婵犲啯銇濋柟绛圭節婵″爼宕ㄩ閿亾妤e啯鈷戦柤濮愬€曢弸鍌炴煕鎼淬垹鈻曢柛鈹惧亾濡炪倖甯婄粈渚€宕甸鍕厱婵炲棗绻愰弳娆愩亜閺囶亞绉鐐查叄閹稿﹥寰勯幇顒佹毆闂傚倷绶氬ḿ褔篓閳ь剙鈹戦垾铏枠鐎规洏鍨介弻鍡楊吋閸″繑瀚奸柣鐔哥矌婢ф鏁幒鎾额洸濞寸厧鐡ㄩ悡鏇㈡煙閹屽殶闁瑰啿娲弻鏇㈠幢濡も偓閺嗘瑩鏌嶇拠鏌ュ弰妤犵偛顑夐幃鈺冨枈婢跺苯绨ラ梻鍌氬€风粈渚€骞夐敓鐘冲仭闁挎洖鍊归弲顏堟煟鎼淬値娼愰柟鍝デ硅灋婵炴垯鍨归悞鍨亜閹烘垵鏋ゆ繛鍏煎姈缁绘盯骞撻幒鏃傤啋閻庤娲樼换鍫ョ嵁鐎n喗鏅濋柍褜鍓熷鍛婄瑹閳ь剟寮婚悢鐓庣鐟滃繒鏁☉銏$厸闁告侗鍠楅崐鎰版煛鐏炶濮傞柟顔哄€濆畷鎺戔槈濮楀棔绱�闂傚倸鍊搁崐鎼佸磹閹间礁纾归柣鎴eГ閸婂潡鏌ㄩ弮鍫熸殰闁稿鎸剧划顓炩槈濡娅ч梺娲诲幗閻熲晠寮婚悢鍛婄秶濡わ絽鍟宥夋⒑缁嬪灝顒㈤柡灞诲姂閸╃偤骞嬮敃鈧壕鍏兼叏濮楀棗骞栭柡鍡楃墦濮婅櫣绮欏▎鎯у壋闂佸摜濮甸崝妤呭箲閵忕姭妲堥柕蹇曞Х椤撳搫鈹戦悙鍙夘棞缂佺粯甯楃粋鎺楁嚃閳哄啰锛滅紓鍌欓檷閸ㄥ綊鐛幇鐗堢厱閻庯綆鍋呭畷灞炬叏婵犲懏顏犻柟椋庡█瀵濡烽鐟颁壕婵°倓鑳剁弧鈧梺閫炲苯澧繛鐓庣箻婵℃悂鏁冮埀顒€顕i崸妤佺厽閹兼番鍔嶅☉褔鏌熼懞銉х煁缂佸顦濂稿幢閹邦亞鐩庨梻浣告惈缁嬩線宕戦崟顒傤浄闁挎洖鍊归悡鐔兼煙閹呮憼缂佲偓閸愵亞纾肩紓浣贯缚濞插鈧娲栧畷顒冪亽闂佸憡绻傜€氬嘲岣块弴鐐╂斀闁绘﹩鍋呮刊浼存倶閻愯埖顥夋い顐簽缁辨挻鎷呴搹鐟扮缂備浇顕ч悧鎾崇暦濞差亜鐒垫い鎺嶉檷娴滄粓鏌熼悜妯虹仴妞ゅ繆鏅濈槐鎺楁偐椤旂厧濮曢梺闈涙搐鐎氭澘顕i鈧崺鈧い鎺戝绾惧潡鏌涢幇顖氱毢闁哄棴绠撻弻鏇熷緞閸繂濮夐梺琛″亾濞寸姴顑嗛悡鐔兼煙闁箑澧紒鐙欏嫨浜滈柕澹啩妲愰梺璇″枙缁瑩銆佸☉妯峰牚闁告剬鍕垫綗婵犵數濮烽。浠嬪焵椤掆偓绾绢參宕洪敐鍡愪簻闁靛繆鍓濈粈瀣煛娴gǹ鈧潡骞冮崜褌娌柦妯侯槺椤斿洭姊婚崒姘偓鐑芥嚄閼哥數浠氶梻浣告惈閻楁粓宕滃☉姘灊婵炲棙鎸哥粻濠氭偣閸ヮ亜鐨洪柣銈呮喘濮婅櫣鍖栭弴鐐测拤闂佽崵鍣︾粻鎾崇暦閹达箑鍐€闁靛ě鍜佸晭闂備胶纭堕崜婵婃懌闁诲繐绻嬮崡鎶藉蓟閿濆绠婚悗娑欋缚椤︺劍绻涢敐鍛悙闁挎洦浜妴浣糕槈濡攱鐎婚梺鍦劋缁诲倹淇婇幎鑺モ拻濞达絽鎳欓崷顓涘亾濞戞帗娅婄€规洖缍婂畷鐑筋敇閻曚焦缍楅梻浣筋潐瀹曟﹢顢氳婢规洟宕楅崗鐓庡伎濠碘槅鍨伴幖顐﹀箖閹存惊鏃堝籍閸啿鎷绘繛鎾村焹閸嬫捇鏌嶈閸撴盯宕戝☉銏″殣妞ゆ牗绋掑▍鐘绘倵濞戞瑡缂氱紒鐘冲劤闇夐柨婵嗘噹閺嗛亶鏌涘顒碱亪鍩ユ径濞㈢喖鏌ㄧ€e灚缍岄梻鍌欑窔濞佳呮崲閸℃稑鐒垫い鎺嗗亾闁告ɑ鐗犲畷娆撴嚍閵壯呯槇闂佹眹鍨藉ḿ褍鐡梻浣瑰濞插繘宕愬┑瀣畺鐟滃海鎹㈠┑瀣倞鐟滃繘寮昏椤啴濡堕崱妤冪懆闁诲孩鍑归崣鍐箖閿熺姴唯闁冲搫鍊婚崢浠嬫⒑閸濆嫭宸濋柛瀣洴閸┾偓妞ゆ巻鍋撴繝鈧柆宥呯劦妞ゆ帊鑳堕崯鏌ユ煙閸戙倖瀚�



1.
Introduction




Resistive random access memory (RRAM) has been studied as a promising candidate for the next generation of embedded non-volatile memory due to its advantages such as high scalability, low power consumption, high speed and non-volatility[1, 2]. However, the practical application of RRAM at advanced technology nodes is challenged by a limited sensing margin[3]. The sense amplifier (SA) needs to tolerate the increasing mismatch of devices. A read reference that tracks process and temperature variations is also essential[4-6]. Several offset-cancellation techniques have been proposed to reduce the device mismatch and improve the sensing margin[7-9]. However, only the first stage (current-sampling) or the second stage (latch) of the SA was calibrated. In addition, multi capacitors in the offset-cancellation circuits also incur a remarkable area overhead. Moreover, the nonlinearity of RRAM cells has not been considered in previous dummy-cell read references.



In this work, a two-stage offset-cancelled current sense amplifier (TSOCC-SA) with only two capacitors is proposed. Two capacitors are used to maximize the sensing margin of RRAM and the tolerance of device mismatch. In addition, a hybrid read reference generator (HRRG) is designed by combining RRAM cells and linear resistors to provide a read reference that can track PVT variations and solve the nonlinear issue of the RRAM cells.




2.
RRAM cell and its nonlinearity




The structure of the 1T1R RRAM cell used in this study includes an NMOS switch transistor and a TaOx-based bipolar resistor memory device. Fig. 1 shows the cross-section transmission electron microscope (TEM) images of the fabricated RRAM cells in the 28 nm CMOS process. The RRAM is fabricated at the back end of line (BEOL) process and is fully compatible with the logic process[10].






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-1.jpg'"
class="figure_img" id="Figure1"/>



Download



Larger image


PowerPoint slide






Figure1.
The TEM images of 1T1R RRAM cells.




The schematic of the 1T1R RRAM cell is shown in Fig. 2, including the word line (WL) used to select the cell, and the bit line (BL) and source line (SL) used to apply the corresponding operation voltage. A fresh RRAM cell is in an initial state with extremely high resistance[11] and requires a one-time forming process to form a large number of conductive filaments (CFs) as shown in Fig. 2(a). After the forming process, the RRAM cell is in a low resistance state (LRS) as shown in Fig. 2(b). The reset operation is shown in Fig. 2(c). A reset voltage (VReset) is applied to the RRAM cell from the SL to BL. The reset operation ruptures the formed CFs, making the RRAM cell from the LRS to the high resistive state (HRS). In the set operation, a set voltage (VSet) is applied to the RRAM cell from the BL to SL and CFs form again to make the cell into an LRS[12].






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-2.jpg'"
class="figure_img" id="Figure2"/>



Download



Larger image


PowerPoint slide






Figure2.
(Color online) RRAM cell basic operations: CFs forming, Reset and Set.




In the read operation, a small read voltage (Vread is much lower than set voltage) is applied to the BL and then the CSA detects the current in the read path to determine the state of the cell resistance. The Vread applied to the BL will cause the migration of a small number of oxygen atoms. Then the distribution of oxygen vacancies inside the RRAM cell is changed and the resistance of RRAM cells exhibits nonlinearity. As shown in Fig. 3, the ideal linear I–V curve of HRS and LRS is not exactly consistent with the measured I–V curve.






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-3.jpg'"
class="figure_img" id="Figure3"/>



Download



Larger image


PowerPoint slide






Figure3.
(Color online) Measured I–V curve and ideal I–V curve of RRAM cell. Ideal IMP is the mid-point current of the ideal value of IHRS and ILRS. Actual IMP is the mid-point current of the measured value of IHRS and ILRS. The actual IMP is 18.4% lower than the ideal IMP.




Table 1 shows the operating conditions of the 1T1R RRAM cell used in this study. The RRAM cell has a large resistance variation (R-variation). R-variation leads to the wide distribution of cell current (Icell) and references current (Iref) that will cause sensing yield issues[13]. Therefore, for an SA, a read reference that tracks process and temperature variations is essential.






LevelFormingSetResetRead
WLVG_Forming (1.8 V)VG_Set (1.0 V)VG_Reset (1.5 V)VDD (1.8 V)
BLVForming (2 V)VSet (0.68 V)0Vread (0.3 V)
SL00VReset (1.0 V)0
StateLRS(RL)LRS(RL)HRS(RH)“1”/”0”





Table1.
RRAM cell operating conditions.



Table options
-->


Download as CSV





LevelFormingSetResetRead
WLVG_Forming (1.8 V)VG_Set (1.0 V)VG_Reset (1.5 V)VDD (1.8 V)
BLVForming (2 V)VSet (0.68 V)0Vread (0.3 V)
SL00VReset (1.0 V)0
StateLRS(RL)LRS(RL)HRS(RH)“1”/”0”






3.
Hybrid read reference generator




The previous dummy reference cell structures of the Serial-Parallel (SP) scheme[14], Parallel-Series Reference Cell (PSRC) scheme[15], and the proposed hybrid read reference generator (HRRG) are shown in Fig. 4. The HRRG adopts the Parallel-Series structure like the PSRC scheme. Besides, several dynamic-reference sensing schemes have been proposed to maximize the sensing margin[16-18]. Nevertheless, the dynamic-reference sensing schemes are always accompanied by higher power consumption and area overhead.






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-4.jpg'"
class="figure_img" id="Figure4"/>



Download



Larger image


PowerPoint slide






Figure4.
(Color online) Reference cell structure diagrams for SP scheme, PSRC scheme and HRRG scheme.




The average of HRS RRAM cell and LRS RRAM cell is used as the reference in the SP scheme, and the Isp is as Eq. (1).









$${I_{
m{sp}}} = frac{{{V_{
m{read}}}}}{{{R_{
m{sp}}}}} = frac{{{V_{
m{read}}}}}{{left( {{R_{
m{L}}} + {R_{
m{H}}}}
ight){
m{||}}left( {{R_{
m{L}}} + {R_{
m{H}}}}
ight)}}{
m{ = }}frac{{2{V_{
m{read}}}}}{{ {{R_{
m{L}}} + {R_{
m{H}}}} }}.$$

(1)



Fig. 5 shows the simulated reference current (Iref) distributions of conventional reference schemes and the proposed hybrid read reference, not considering the nonlinearity of the RRAM cell. The ideal reference for CSA should be the mid-point current of the two neighboring memory states (IMP). The reference current generated by SP schemes is closer to the current of HRS (IHRS) and the existing overlap may cause sensing failure with PVT variations. The reference current generated by PSRC (IPSRC) and the proposed HRRG (IHRRG) is in the middle of IHRS and ILRS, as shown in Eq. (2).






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-5.jpg'"
class="figure_img" id="Figure5"/>



Download



Larger image


PowerPoint slide






Figure5.
(Color online) The distributions of cell current and the reference current.










$${I_{
m{ps}}} = frac{{{V_{
m{read}}}}}{left( {{R_{
m{L}}}{
m{||}}{R_{
m{H}}}}
ight) + left( {R_{
m{L}}}{
m{||}}{R_{
m{H}}}
ight)} = frac{{{V_{
m{read}}}left( {{R_{
m{L}}} + {R_{
m{H}}}}
ight)}}{{2{R_{
m{L}}} {R_{
m{H}}}}} = frac{{{I_{
m{LRS}}} + {I_{
m{HRS}}}}}{2}.$$

(2)



This is very close to the ideal reference for the CSA. In addition, as shown in Fig. 5, the HRRG can achieve a narrower distribution compared with the PSRC. Specifically, the HRRG reduces the σ-IREF by 49% compared with the PSRC scheme. The difference between the proposed HRRG and the previous PSRC scheme is that the pair of parallel RRAM cells in the PSRC scheme is replaced by linear resistors to solve the nonlinear issue of RRAM cells, as shown in Fig. 4. The two linear resistors are trimmed close to HRS and LRS of RRAM cells, respectively. Assuming that the four linear resistors are used in HRRG, the reference current with the most narrower distribution range can be obtained. However, it will not be able to track the PVT variations of the RRAM cell.



As shown in Fig. 3, the resistance of the RRAM cell is nonlinear. The voltage falling on two pairs of parallel resistors is about Vread/2 according to Ohm’s law. Therefore, the expression of the actual currents of the PSRC scheme and the HRRG scheme can be described as Eq. (3).









$${I_{
m{ps_real}}} = {I_{
m{LRS}}}{|_{{{{V_{
m{read}}}}}/{2}}} + {I_{
m{HRS}}}{|_{{{{V_
m{read}}}}/{2}}}.$$

(3)



Taking into account the nonlinearity of the RRAM cell, Fig. 3 shows the measured ILRS and IHRS which are 25% and 70% lower than the ideal value at a read voltage of 0.3 V, respectively. Hence, the actual value of the IMP is 18.4% lower than the ideal value of the IMP. The IPSRC is 14.86% higher than the actual value of the IMP calculated from the I–V curve in Fig. 3. By contrast, the proposed IHRRG is only 0.49% higher than the actual value of the IMP.



Using the proposed HRRG scheme, the reference current shows a more concentrated distribution and is more agreed with the true value of IMP. Hence, the sensing margin is maximized and the accuracy of the reading is improved. Moreover, the latency of the CSA with HRRG is minimum compared with the CSA with SP or PSRC, as shown in Fig. 6.






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-6.jpg'"
class="figure_img" id="Figure6"/>



Download



Larger image


PowerPoint slide






Figure6.
(Color online) The maximum latency of the CSA with different reference cells.





4.
Two-stage offset-cancelled current sense amplifier




A two-stage offset-cancelled current sense amplifier (TSOCC-SA) with only two capacitors is proposed to improve the sensing margin. Fig. 7 shows the schematic of TSOCC-SA. The TSOCC-SA is comprised of a current-sampling and a latch. Compared to the previous OCCS-SA in Ref. [7], the proposed TSOCC-SA uses two cross switches (S1 and S2) for offset-cancellation. The switches (S3 and S4) are used to enlarge the sensing margin. Combined with the use of switches S1, S2, S3, and S4, only one capacitor can realize the function in Ref. [7], which significantly reduces the area of the circuit. The offset cancellation of the second stage of TSOCC-SA is realized by using a similar scheme proposed by Dong[8].






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-7.jpg'"
class="figure_img" id="Figure7"/>



Download



Larger image


PowerPoint slide






Figure7.
(Color online) Schematic diagram of TSOCC-SA.




Fig. 8 shows the timing of TSOCC-SA. In P1, the outputs of the two inverters are connected to their inputs, respectively. The difference between the trip voltages of the two inverters (VTRVTL) is sampled by capacitor C2. In P2, the outputs of the two inverters are reset to “0”. And, the input of the right inverter becomes “VTRVTL” while that of the left inverter remains “0”. In P3, two diode-connected transistors (M1 and M2) supply pre-charge currents (Ipre1 and Ipre2) to A and B nodes. After a sufficient pre-charge time, the currents of M1 and M2 (IM1 and IM2) decrease to near Iref and Icell, regardless of the device mismatch in M1 (M2) as long as Icell and Iref are constant in P3. Finally, the gate voltages (VG1 and VG2) of M1 and M2 are stored at the left and right ends of capacitor C1, respectively. In P4, the four switches (S5–S8) are turned off and the two switches (S1 and S2) are turned on. The A (B) node has a current path to GND through S3 (S4), resulting in strong positive feedback. In P5, the latch comparator starts to work and outputs “1” or “0”.






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-8.jpg'"
class="figure_img" id="Figure8"/>



Download



Larger image


PowerPoint slide






Figure8.
(Color online) The timing of TSOCC-SA.




Fig. 9 shows the simulated waveforms of the CSB-SA[9] and the proposed TSOCC-SA. TSOCC-SA has a substantial influence on the sensing margin and performance. In P3, the operations of the CSB-SA and the TSOCC-SA are exactly the same. Four switches (S1–S4) are turned on at the beginning of P3, and the CSB-SA samples Icell and Iref through these switches. Similarly, the TSOCC-SA samples Icell and Iref through six switches (S3–S8). In P4, the operations of the CSB-SA and the TSOCC-SA are different. In the CSB-SA, the four switches (S1–S4) are turned off at the beginning of P4. However, in the TSOCC-SA, the double sensing margin switches (S1–S4) are turned on, and the four switches (S5–S8) are turned off. In the CSB-SA, without discharge path, both VA and VB in P4 monotonically increase until one of them reaches VDD. In the TSOCC-SA, the M1 (M2) charges the A (B) node with the sampled current Icell (Iref), while the S3 (S4) discharges the A (B) node with the current Iref (Icell). Thus, the current difference between the A and B nodes in the TSOCC-SA is twice that of the CSB-SA.






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-9.jpg'"
class="figure_img" id="Figure9"/>



Download



Larger image


PowerPoint slide






Figure9.
(Color online) CSB-SA and proposed TSOCC-SA. Bit-cell state 1 (Icell > Iref) is assumed in the VA and VB waveforms.




Fig. 10(a) shows the sensing margin development with VTH mismatch between M1 and M2. For TSOCC-SA, when the device mismatch reaches 64% of the threshold voltage, the sensing margin is still enough, and the sense amplifier is valid. It clearly shows that the TSOCC-SA has higher offset-tolerance than the CSB-SA in Ref. [9]. And the TSOCC-SA can work at a lower operation voltage to reduce power consumption by introducing offset-cancellation techniques, as shown in Fig. 10(b). In addition, when the mismatch between M1 and M2 exceeds 225 mV, the swing between A and B is lower or even only tens of millivolts. Then, the mismatch between M4 and M5, M6 and M7 in the latch comparator will lead to the invalidation of SA. Hence, it is extremely necessary to introduce the cross-coupling capacitor C2 in the latch comparator to cancel these device mismatches, which can further improve the accuracy of SA. Dong et al. have proved that the standard deviation of the mismatches is reduced by more than 60% by C2[8].






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-10.jpg'"
class="figure_img" id="Figure10"/>



Download



Larger image


PowerPoint slide






Figure10.
(Color online) (a) Simulated ?V [= min |VAVB|] and ?I [= min |IAIB|] vs. VTH mismatch between transistors M1 and M2. (b) The maximum VTH mismatch that can be tolerated by TSOCC-SA at different operation voltage.




Moreover, the TSOCC-SA avoids excessive area overhead. In the layout, the area of the coupling capacitor is equivalent to that of a transistor. Fig. 11 shows the sensing margin of several offset-cancellation techniques (CSB-SA[9], OCCS-SA[7], SCOC-SA[8], and TSOCC-SA) and the extra area overhead caused by the coupling capacitor.






onerror="this.onerror=null;this.src='http://www.jos.ac.cn/fileBDTXB/journal/article/jos/2021/8/PIC/21030014-11.jpg'"
class="figure_img" id="Figure11"/>



Download



Larger image


PowerPoint slide






Figure11.
(Color online) The extra area overhead and sensing margin of several offset-cancellation techniques.




Table 2 shows the performance comparison of several offset-cancellation techniques. The area is characterized by the number of coupling capacitors (Caps). Stage indicates that the mismatch of how many stages of SA can be cancelled. Cancellation ability indicates the percentage of the mismatch voltage to the threshold voltage that can be tolerated by SA.






SAAreaStageTechnologyCancellation ability
SCOC-SA [8]One Cap128 nm60%
OCCS-SA [7]Two Caps165 nm75% or more
CSB-SA [9]Two Caps190 nm7%
TSOCC-SATwo Caps228 nm64%; 60%





Table2.
Performances of several offset-cancellation techniques.



Table options
-->


Download as CSV





SAAreaStageTechnologyCancellation ability
SCOC-SA [8]One Cap128 nm60%
OCCS-SA [7]Two Caps165 nm75% or more
CSB-SA [9]Two Caps190 nm7%
TSOCC-SATwo Caps228 nm64%; 60%






5.
Conclusion




In this paper, we proposed a two-stage offset-cancelled current sense amplifier (TSOCC-SA) with only two capacitors for RRAM at an advanced technology node. A hybrid read reference generator (HRRG) is designed by combining RRAM cells and resistors to provide a read reference that tracking PVT variations and to solve the nonlinear issue of the RRAM cells. The simulation results in the 28 nm CMOS process have proved the effectiveness of HRRG and the reliability of the TSOCC-SA.




Acknowledgements




This work was supported in part by the National Key R&D Program of China under Grant No. 2019YFB2204800 and in part by the Major Scientific Research Project of Zhejiang Lab (Grant No. 2019KC0AD02) and in part by the National Natural Science Foundation of China under Grants 61904200 and the Strategic Priority Research Program of the Chinese Academy of Sciences under Grant No. XDB44000000.



相关话题/stage offsetcancelled sense