郭家松2
1.北京交通大学经济管理学院 北京 100044
2.北京交通大学离退休干部处 北京 100044
详细信息
作者简介:罗宇：女，1979年生，工程师，研究方向为数据通信、教育信息化
郭家松：男，1974年生，助理研究员，研究方向为通信技术、老龄心理及老年工作信息化
通讯作者:罗宇 yluo@bjtu.edu.cn
中图分类号:TN919计量
文章访问数:983
HTML全文浏览量:346
PDF下载量:35
被引次数:0
出版历程
收稿日期:2020-03-03
修回日期:2020-06-13
网络出版日期:2020-07-16
刊出日期:2021-04-20
Rollback Cyclic Redundancy Check Algorithm in High Bit-width
Yu LUO1,,,Jiasong GUO2
1. School of Economics and Management; Beijing Jiaotong University, Beijing 100044, China
2. Department of Retirement, Beijing Jiaotong University, Beijing 100044, China
摘要
摘要:为解决大位宽变长数据包情况下包尾数据的循环冗余校验(CRC)32算法处理存在的臃肿低效问题，将循环冗余校验算法变换为矩阵线性运算，利用逆矩阵反向回滚运算，得到正确的CRC运算结果；并在FPGA上进行了实验验证。结果表明：回滚运算的算法可行，并且实现简单，资源占用少。在512 bit位宽的情况下，回滚算法使得资源占用降低到了传统算法的15%；综合耗时降低到了传统算法的30%，布局/布线的耗时降低到了传统算法的40%。
关键词:循环冗余校验/
FPGA/
矩阵线性运算/
回滚
Abstract:In order to overcome the complicated implementation to process tail data in high bit-width Cyclic Redundancy Check(CRC) calculation for variable length packet, linear matrix computation is used to investigate CRC inverse calculation. And a rollback algorithm is introduced to simplify the regular algorithm. Then the experiment is conducted to implement the rollback algorithm in Altera FPGA device. The results show that rollback algorithm utilizes fewer resource and is more easily to implement. In 512 bit data width variable length CRC calculation implement in FPGA, the resource utilization is decreased to 15% of regular algorithm by applying rollback algorithm. Synthesis time is decreased to 30%, and Place&Route time is deceased to 40%. It is concluded that the new rollback algorithm has great advantage.
Key words:Cyclic Redundancy Check(CRC)/
FPGA/
Matrix linear computation/
Rollback
PDF全文下载地址:
https://jeit.ac.cn/article/exportPdf?id=868854ad-6fac-46e4-8f66-a9cad6782c9d
