删除或更新信息,请邮件至freekaoyan#163.com(#换成@)

一种快速响应无片外电容低压差线性稳压器

本站小编 Free考研考试/2022-01-03

佟星元,,
李茂,
董嗣万
西安邮电大学电子工程学院 西安 710121
基金项目:国家自然科学基金(61674122,61804124),陕西省创新人才推进计划(2017KJXX-46),陕西省高层次人才特殊支持计划(2018-36)

详细信息
作者简介:佟星元:男,1984年生,博士后,教授,研究方向为生物医疗电子、超低功耗模拟. 混合信号集成电路设计
李茂:男,1994年生,硕士生,研究方向为电源管理及无线能量传输电路设计
董嗣万:男,1988年生,博士,讲师,研究方向为模拟集成电路设计
通讯作者:佟星元 mayxt@126.com
中图分类号:TN431.2

计量

文章访问数:1701
HTML全文浏览量:840
PDF下载量:48
被引次数:0
出版历程

收稿日期:2018-11-20
修回日期:2019-03-07
网络出版日期:2019-04-10
刊出日期:2019-11-01

A Capacitor-less Low Dropout Regulator with Fast Response

Xingyuan TONG,,
Mao LI,
Siwan DONG
School of Electronics Engineering, Xi’an University of Posts and Telecommunications, Xi’an 710121, China
Funds:The National Natural Science Foundation of China (61674122, 61804124), Shaanxi Innovation Talents Promotion Plan(2017KJXX-46), Shaanxi Provincial High-level Talents Special Support Plan (2018-36)


摘要
摘要:为了改善负载跳变对低压差线性稳压器(LDO)的影响,该文提出一种用于无片外电容LDO(CL-LDO)的新型快速响应技术。通过增加一条额外的快速通路,实现CL-LDO的快速瞬态响应,并且能够减小LDO输出过冲和下冲的幅度。该文电路基于0.18 μm CMOS工艺设计实现,面积为0.00529 mm2。流片测试结果表明,当输入电压范围为1.5~2.5 V时,输出电压为1.194 V;当负载电流以 1 μs的上升时间和下降时间在 100 μA~10 mA之间变化时,CL-LDO的过冲恢复时间为489.537 ns,下冲恢复为960.918 ns;相比未采用该技术的传统CL-LDO,响应速度能够提高7.41倍,输出过冲和下冲的电压幅值能够分别下降35.3%和78.1%。
关键词:低压差稳压器/
无片外电容/
快速瞬态响应/
面积小
Abstract:A novel technique for increasing the load response speed of Capacitor-Less Low-DropOut linear regulator (CL-LDO) is proposed to improve the transient response of CL-LDO when its load current changes. With an additional fast signal feedback path, the CL-LDO can achieve fast transient response so that the overshoot and undershoot of its output voltage can be dramatically reduced. A CL-LDO with fast response is realized in 0.18 μm CMOS and occupies an active area of 0.00529 mm2. The CL-LDO has an output voltage of 1.194 V when the input supply voltage ranges from 1.5 V to 2.5 V. When the load current changes from 100 μA to 10 mA with the rise and fall time of 1 μs, the output of LDO can be recovered from its overshoot and undershoot to a stable voltage within 489.537 ns and 960.918 ns, respectively. Compared with a traditional CL-LDO without this proposed technique, the transient response speed of this CL-LDO is increased by 7.41 times. The overshoot and undershoot of the output voltage is decreased by 35.3% and 78.1%, respectively.
Key words:Low-DropOut (LDO) regulator/
Capacitor-less/
Fast transient response/
Small area



PDF全文下载地址:

https://jeit.ac.cn/article/exportPdf?id=6b49c050-fe13-44a5-92c2-46f13cd0547d
相关话题/电压 技术 人才 西安邮电大学 信号