袁国顺,,
乔树山
1.中国科学院微电子研究所 ??北京 ??100029
2.中国科学院大学 ??北京 ??100049
基金项目:国家自然科学基金(61474135)
详细信息
作者简介:刘小强：男，1990年生，博士生，研究方向为SoC芯片设计、图像识别
袁国顺：男，1966年生，博士生导师、研究员，研究方向为嵌入式MCU设计、高性能模数混合电路
乔树山：男，1980年生，硕士生导师、研究员，研究方向为低功耗集成电路设计方法学、智能感知节点SoC、无线通信、电力线载波通信、数字化射频接收机、低功耗处理器
通讯作者:袁国顺 mryuangs@hotmail.com
中图分类号:TN492计量
文章访问数:1065
HTML全文浏览量:399
PDF下载量:69
被引次数:0
出版历程
收稿日期:2018-07-02
修回日期:2018-01-10
网络出版日期:2019-01-22
刊出日期:2019-05-01
Accelerating Functional Verification for Digital Circuit with FPGA Hard Processor System
Xiaoqiang LIU,Guoshun YUAN,,
Shushan QIAO
1. Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China
2. University of Chinese Academy of Sciences, Beijing 100049, China
Funds:The National Natural Science Foundation of China (61474135)
摘要
摘要:为了缩短专用集成电路和片上系统的功能验证周期，该文提出FPGA硬核处理器系统加速数字电路功能验证的方法。所提方法综合软件仿真功能验证和现场可编程门阵列原型验证的优点，利用集成在片上系统现场可编程门阵列器件中的硬核处理器系统作为验证激励发生单元和功能验证覆盖率分析单元，解决了验证速度和灵活性不能统一的问题。与软件仿真验证相比，所提方法可以有效缩短数字电路的功能验证时间；在功能验证效率和验证知识产权可重用方面表现优于现有的FPGA原型验证技术。
关键词:专用集成电路/
功能验证/
片上系统/
FPGA原型验证/
SoC FPGA
Abstract:In order to reduce the functional verification cycle of application-specific integrated circuits and on-chip system, a method for accelerating functional verification with FPGA digital hard processor system is proposed. The proposed method combines the advantages of software simulation function verification and field programmable gate array prototype verification, and uses the hard processor system integrated in the on-chip system field programmable gate array device as the verification excitation generation and the function verification coverage analysis unit. It solves the problem that verification speed and flexibility can not be unified. Compared with software simulation verification, the proposed method can effectively shorten the functional verification time of digital circuits; it is superior to existing FPGA prototyping technology in terms of functional verification efficiency and verification of intellectual property reusability.
Key words:Application Specific Integrated Circuit (ASIC)/
Functional verification/
System-on-Chip (SoC)/
Field-Programmable Gate Array (FPGA) prototype verification/
SoC FPGA
PDF全文下载地址:
https://jeit.ac.cn/article/exportPdf?id=d9c3d072-bedb-4a55-9e78-fe388a481598
