删除或更新信息,请邮件至freekaoyan#163.com(#换成@)

Multiple bit upsets mitigation in memory by using improved hamming codes and parity codes

本站小编 哈尔滨工业大学/2019-10-23

Multiple bit upsets mitigation in memory by using improved hamming codes and parity codes

ZHU Ming1,2, XIAO Li-yi1, TIAN Huan1

1.Microelectronics Center,Harbin Institute of Technology,Harbin 150001,China;2.National Key Laboratory of Science and Technology on Reliability Physics and Application Technology of Electrical Component,Guangzhou 510610,China



Abstract:

This paper combines improved Hamming codes and parity codes to assure the reliability of memory in presence of multiple bit upsets with low cost overhead.The redundancy bits of improved Hamming codes will be appended at the end of data bits,which eliminates the overhead of interspersing the redundancy bits at the encoder and decoder.The reliability of memory is further enhanced by the layout architecture of redundancy bits and data bits.The proposed scheme has been implemented in Verilog and synthesized using the Synopsys tools.The results reveal that the proposed method has about 19% less area penalties and 13% less power consumption comparing with the current two-dimensional error codes,and its latency of encoder and decoder is 63% less than that of Hamming codes.

Key words:  memory  multiple bit upsets  improved hamming codes  two-dimensional error codes

DOI:10.11916/j.issn.1005-9113.2010.05.024

Clc Number:TN402

Fund:


相关话题/Multiple bit upsets mitigation in