删除或更新信息，请邮件至freekaoyan#163.com(#换成@)

一种采用时域比较器的低功耗逐次逼近型模数转换器的设计

本站小编 Free考研考试/2021-12-21
本文二维码信息
二维码（扫一下试试看！）
一种采用时域比较器的低功耗逐次逼近型模数转换器的设计
Design of Low-Power Successive Approximation Register Analog-to-Digital Convertor Based on a Time-Domain Comparator
投稿时间：2018-01-31
DOI：10.15918/j.tbit1001-0645.2018.087
中文关键词:逐次逼近模数转换器模数转换器时域比较器低功耗
English Keywords:successive approximation registeranalog-to-digital converter time-domain comparatorlow power consumption
基金项目:
作者单位
张蕾北京理工大学 信息与电子学院, 北京 100081
杨晨晨北京理工大学 信息与电子学院, 北京 100081
王兴华北京理工大学 信息与电子学院, 北京 100081
摘要点击次数:1810
全文下载次数:2131
中文摘要:
基于CMOS 90 nm工艺设计了一款采用时域比较器的10位逐次逼近型模数转换器（successive approximation register analog-to-digital convertor，SAR ADC）.与传统动态比较器相比，时域比较器利用差分多级电压控制型延时线将电压信号转为时间信号，并通过鉴相器鉴别相位差而得到比较器结果，减小了共模偏移对比较器的影响和静态功耗.同时，电路采用部分单调式的电容阵列电压转换过程，有效减小电容阵列总电容及其功耗.仿真结果表明，在电源电压1 V，采样率308 kS/s，信号幅度0.9 V的情况下，有效位数（ENOB）为9.45 bits，功耗为13.48 μW.
English Summary:
In this paper, a 10 bit low power successive approximation register analog-to-digital converter (SAR ADC) was presented based on a time-domain comparator in 90 nm CMOS. Compared with conventional dynamic comparator, the time-domain comparator was arranged with differential multi-stage voltage controlled delay lines to convert voltage to time signal, and the time difference was sensed by a phase detector to reduce influence of common-mode various and static power consumption. And a partial monotonic switching strategy was employed to convert voltage in capacitor array, cutting down total capacitance and power consumption. Simulation results show that, with 1 V power supply, 308 kS/s at Nyquist sampling rate and 0.9 V signal scope, the ENOB can achieve 9.45 bit with 13.48 μW power consumption.
查看全文查看/发表评论下载PDF阅读器
相关话题/信息 电子 北京 北京理工大学 电压

Free考研考试FreeKaoYan.Com
欢迎来到Free考研考试，"为实现人生的Free而奋斗"

© 2020 FreeKaoYan! . All rights reserved.